SAN JOSE, Calif. — Advocates of two contrasting pathways to chip design — an extended version of Verilog, or SystemC — each expressed confidence that their rival approaches would prevail in the market ...
Faster runtime performance, real-time access to built-in Verilog simulation coverage metrics, and a unified graphical environment for waveform analysis are all ...
The latest VCS Verilog simulator from Synopsys contains built-in comprehensive coverage analysis. With it, design teams using VCS 6.0.1 can determine their verification quality before tapeout.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results